ADC_c

Scicos Block
fr - eng

Analog to Digital Converter block

$\epsfig{file=ADC_c.eps,width=90.00pt}$

$\begin{figure}\centering \scalebox{1}{% \input{adc1.pstex_t}} \end{figure}$

Figure 1: ADC characteristics : (a)mid-rise; (b)mi-tread

$\begin{figure}\centering \scalebox{1}{% \input{adc2.pstex_t}} \end{figure}$

Figure 2: Mismatches of ideal ADC : (a)offset error; (b)full scale range error

$\begin{figure}\begin{center} \epsfig{file=ADC_c_gui.eps,width=350pt} \end{center}\end{figure}$

Step
The step of the analog input value.
Properties : Type 'vec' of size -1.
Minimun input value
The minimun analog input value where the convertion begins.
Properties : Type 'vec' of size -1.
Offset error
The offset error.
Properties : Type 'vec' of size -1.
Fsr error
The Full Scale Range error.
Properties : Type 'vec' of size -1.
Type of Quantization
The type of quantization.
Properties : Type 'vec' of size -1.
Possible choices :
- 0 Ideal converter.
- 1 Ideal converter with +1/2 LSB Offset.
Number of bits
The length in bits of the digital output code.
Properties : Type 'vec' of size -1.
2's complement (0:No/1:Yes)
Unsigned output integer (0) or signed output integer (1).
Properties : Type 'vec' of size -1.
Enable Quantization error output?(0:No/1:Yes)
Enable quantization error output on a regular output.
Properties : Type 'vec' of size -1.
Inherit (no:0, yes:1)
Herits events by its regular input ports (disable the event input port).
Properties : Type 'vec' of size -1.

INRIA A. Layec