This block is a right shift register.
It delays ouput data from input data by a given number of samples.
Internal discrete states store the delayed samples and for this inital delayed samples,
the values of output element are zero.
The following figure illustrates the case where the input port has a size of 5 samples
and where the number of right shift is 2.